Abstract-We propose a technique for reducing the energy spent in the memory-processor interface of an embedded system during the execution of firmware code. The method is based on the idea of compressing the most commonly executed instructions so as to reduce the energy dissipated during memory access.
I. INTRODUCTION

P
OWER optimization for embedded systems is an active area of research that has received considerable attention in recent times. On one hand, hardware/software partitioning for low power and software power optimization are key steps to achieve a global control of power dissipation. On the other hand, hardware power minimization is still essential, especially if it is targeted at a very high level of abstraction [1] .
A major contributor to the system power budget is the memory-processor interface [2] . For this reason, several techniques focusing on memory-processor interface power reduction have been proposed in the literature. They can be categorized into two broad classes: bus encoding techniques [3] - [7] and memory organization techniques [8] - [11] .
Bus encoding schemes reduce interface power by changing the format of the information transmitted on the processor-memory bus. In this way, the switching activity on the bus gets minimized, and so does the power. Memory organization methods change the way information is stored in memory so that the address streams generated by the processor have already low transition activity. Also in this case, power savings come solely from reduced switching activity on the bus.
Although bus power is relevant, additional improvements can be achieved by minimizing dissipation in memory modules. One natural way to concurrently reduce memory and bus power is instruction memory bandwidth optimization. This concept has been first implemented in the ARM7TDMI core [12] . Here, a 16-bit instruction set (called Thumb), consisting of a total of 36 instructions, is supported besides the regular 32-bit instruction set. In order to exploit Thumb instructions, the architecture of the core procesor has been modified. Moreover, a compiler and a software development kit for generating Thumb executables are required.
An alternative approach to instruction memory bandwidth reduction has been presented by Yoshida et al. in [13] . The basic assumption of this method is that the firmware running on a given embedded processor normally uses only a small subset of the instructions supported by the processor (by instruction, we intend the complete -bit pattern stored in memory, i.e., op-code and operand(s), if any). By replacing such instructions with binary patterns of limited width (i.e.,
, where is the number of distinct instructions appearing in the code), memory bandwidth usage can be reduced, thus decreasing the total energy. Notice that two -bit instructions are said to be distinct if they differ by at least one bit.
The solution proposed in [13] does not require ad hoc compilers; in fact, the original machine instructions can be automatically replaced by -bit instructions by means of a script after the subset of instructions actually used by the program is identified through execution profiling or instruction-level simulation, and the number is determined. The original machine code can thus be compressed to reduce the memory bandwidth that is needed to execute the program. The so-called instruction decompression table and the related control circuitry can be designed and placed between the processor and the memory. Hence, the architecture of the core processor is left unchanged. This is a big plus for system designers employing third-party off-the-shelf cores and microcontrollers that are either not disclosed (IP hard or soft macros) or not easy to modify.
Data-compression techniques have been used to reduce the size of executable programs; new ideas on the subject have thus been explored, especially for what concerns the domain of embedded systems (see, for example, the work by Liao et al. [14] and by Lekatsas and Wolf [15] ). However, memory occupation, rather than memory energy consumption, has always been considered as the main objective of the optimization. To the best of our knowledge, the approach of [13] is thus the first one that explicitly targets memory energy optimization.
In this paper, we present a technique that builds upon the method of [13] by overcoming its major limitation: if the number of instructions used by the embedded code becomes large, so does the number of bits of the compressed instructions. Besides increasing the size of the instruction decompression table, this may excessively complicate the implementation of the controller that handles instruction fetching and decoding, especially when the bit-width of the compressed instructions is not compatible with the available memory addressing scheme (e.g., bit-width different from a multiple of eight on a byte-addressable memory).
We move from the observation that the number of instructions used by most programs, although limited with respect to the total number of instructions supported by the processor, has a highly nonuniform statistical distribution. In other words, some instructions are usually much more used than others.
Our claim is confirmed by the experiments we have run on the MIPS R4000 RISC processor. We have profiled the execution of several software applications, we have determined how many times the various instructions are executed, and in Fig. 1 we plot the results regarding the 256 most used instructions. The value reported on the axis is the percentage with respect to the total number of executed instructions. Table I provides a more complete summary of the profiling experiments; in particular, it gives the total number of executed instructions and the total number of distinct instructions. The total number of times (percentage with respect to the total number of executed instructions) the 256 most frequent instructions are executed is also reported (column Percentage 256).
In view of these results, we propose to consider for compression only the instructions used by the embedded code with the highest execution probability. This solution allows us to fix a priori the bit-width of the compressed instructions (i.e., 8 bits, in our particular case); the twofold advantage we get from this choice is that the size of the instruction decompression table is fixed and limited, and the instruction fetching/decompression logic has reduced complexity. We discuss different architectural options for implementing the decompression mechanism, and we compare their relative merit, in terms of achievable memory energy savings and instruction fetching overhead, from both the theoretical and the practical points of view.
II. MEMORY ENERGY REDUCTION BY CODE COMPRESSION
We consider the processor-memory architecture shown in Fig. 2(a) . For energy minimization purposes, in [13] such architecture has been modified as depicted in Fig. 2(b) .
The executable program is stored in memory in compressed format, i.e., each instruction is replaced with a -bit binary pattern that is in one-to-one correspondence with the original instruction. Every time an instruction is fetched from the memory, it is first decompressed (i.e., the original format is restored) by means of the instruction decompression table (IDT) and then passed to the processor's decoding logic.
This architecture is motivated by the fact that software programs normally use only a subset, of cardinality , of all possible instructions offered by the processor's instruction set. Since the width of the uncompressed instructions is wider than , accessing the memory to retrieve the compressed instructions has the beneficial effect of reducing both memory and bus energy with respect to the reference case.
Although in principle the solution illustrated above offers good opportunities for energy optimization, as discussed in [13] , there are a number of issues that need to be addressed to make this proposal applicable in practice.
It happens quite often that the number of distinct instructions used by a program is not small. This statement is supported by the data of Table I ; none of the 12 benchmarks that we have profiled has less than 256 distinct instructions. It is then evident that the idea of compressing all the instructions appearing in the code, as proposed in [13] , has three major disadvantages. First, the IDT can become very large, and therefore area and energy demanding. Second, the bit-width of the compressed instructions may become comparable to the bit-width of the original instructions , thus making negligible the reduction in memory bandwidth. Third, in case the memory is not bit-addressable, values of that are not multiples of eight cannot be handled very efficiently. In other words, storing the compressed code in memory may result in a waste of space (for example, for , two bytes are required to store each compressed instruction). This problem can be solved by making the memory bit-addressable (if possible); however, the cost of the address decoding circuitry may become sizable.
One way of overcoming the problems listed above is suggested by the profiling data of Table I . For all the programs, out of the total number of distinct instructions, only a few are executed very often. In particular, the 256 most used instructions are always executed for at least 50% (benchmarks and ) and up to 80% (benchmark ) of the time. To take advantage of this result, we propose to compress only a subset of fixed cardinality (256 elements, in our specific case) of the instructions used by a program, namely, those that are executed more often; less probable instructions are left unchanged and stored as they are in memory. This choice guarantees a fixed and limited size for the IDT, as well as a fixed compression ratio for the 256 most used instructions (i.e., 4). On the other hand, it requires the introduction of a controller that properly handles instruction fetching. This is because the program stored in memory is a mix of compressed (many) and uncompressed (few) instructions that must be manipulated differently.
The solution illustrated above can be implemented as in Fig. 3 . Several options are possible to realize it, and they depend on a number of factors, such as memory organization, desired energy savings, allowed execution time penalty (if any), complexity of the controller, and type of program the system will execute. In Section III, we present several architectural schemes and discuss their relative characteristics, advantages, and limitations.
III. ARCHITECTURES FOR MEMORY ENERGY MINIMIZATION
A. Assumptions
We consider RISC processors, such as those belonging to the MIPS/DLX family. This implies that all the supported instructions, including the op-code and the operand(s), if any, have the same length bits and that they can be fetched from instruction memory in one bus cycle.
We assume a processor with cacheless architecture. This is typical of most embedded cores, especially those used in systems with hard real-time constraints [16] .
Furthermore, we assume instruction and data memory to be separated. This is quite common for embedded systems, since the machine code of the program is fixed and resides in either an off-chip FLASH memory or an on-chip read-only memory (ROM), while data are normally stored in a random-access memory (RAM).
Our compression approach requires the storage in memory of both compressed and uncompressed instructions; the control logic that manages instruction fetching must then be able to distinguish between the two cases. To this purpose, we reserve one 8-bit code, out of the 256 available for the compressed instructions, and place it in memory right before every uncompressed instruction. We refer to this reserved 8-bit pattern as the mark.
This technique is an alternative to the one implemented in the ARM7TDMI processor, where processing of Thumb (16-bit) instructions is activated/deactivated by specific instructions included in the processor's assembly language. Although our choice may not be optimal regarding the size of the compressed machine code, it allows us to leave the architecture of the processor unchanged; thus, it does not impose a redesign of the processor core, which can be seen as a black-box macro.
B. Evaluation Metrics
The instruction memory architectures that we present in the sequel will be evaluated with respect to three metrics. 1) Total instruction fetch energy required by a program to fetch all the executed instructions. is obtained as the sum of three contributions is the instruction memory read energy; it represents the energy required to read instructions from the instruction memory.
is the instruction decompression energy; it accounts for the presence of the on-chip instruction decompressor (i.e., an SRAM block and some control logic), which is activated on every fetch.
is the memory bus energy; it accounts for the energy consumed to drive the address and data buses during instruction memory reads. 2) Total memory traffic measured as the total number of times the memory address and data buses are used to fetch instructions. This is a performance metric, and it is a measure of the "bus pressure" created by an instruction compression scheme. The advantage of using is that it is a processor-independent metric. Conversely, program execution time strongly depends on the processor architecture and the relative speed of processor clock and memory transfers. Furthermore, actual execution speed is determined by many more factors, such as processor microarchitecture or data memory organization. It must be noted, then, that improvements in do not translate directly to reductions of the program execution time. Any compressed instruction has to be decompressed and executed as a "regular" 32-bit instruction, and thus requires the same amount of time to be executed as an uncompressed instruction. Therefore, is a measure that accounts for the "fetch" component of the instruction execution time and gives an indication of the performance of the memory decompressor.
3) Total memory usage of a program. This is the memory size required to store the executable code. Clearly, memory usage should be kept under control to avoid system cost increase. Furthermore, memory size relates to memory read energy; in fact, the energy required to fetch a datum from memory monotonically increases with memory size. In Section III-C, we will introduce several memory compression schemes and compare them using rough approximations of the energy and performance metrics described above. These estimates are useful only for appreciating the fundamental tradeoffs and differences among alternative organizations. A detailed quantitative analysis, with accurate evaluations of , , and for various benchmark programs, will be reported in Section V.
In the approximate analysis, we will neglect the energy consumed by the instruction decompressor, and we will assume that each memory fetch has an energy cost that is proportional to the number of bits fetched. In general, and depend on the compression ratio (defined as the fraction of compressed instructions over the total number of executed instructions). More precisely, indicates no compression, while corresponds to the case where all the instructions have been compressed. We will study the behavior of instruction compression schemes for the limiting values of and . For clarity, we will consider normalized values of and [with respect to the value of the reference architecture of Fig. 2(a) ].
C. Code Compression Schemes
We have devised three architectural schemes for code compression of increasing complexity; they differ in the way memory is organized and accessed.
Architecture 1: The program memory consists of one 8-bit bank. The accesses to such memory are thus always 8-bit wide. In the worst case , this architecture requires five 8-bit memory accesses for each uncompressed instruction (the mark plus the 32-bit instruction). The memory traffic is then five times the original, while the instruction fetch energy is 1.25 times the original. In the best case , the memory traffic equals that of the original architecture (there is one 8-bit memory read per instruction instead of four), while the total is reduced to 0.25 of the reference value.
The main advantage of this memory organization is that it reduces instruction memory width by a factor of four. Narrow memories consume less energy than wide memories of comparable size. Hence this solution is very energy efficient for high values of . Unfortunately, the performance penalty for accessing uncompressed instructions is high: five consecutive bus cycles are required to fetch an uncompressed instruction and the mark that precedes it.
Architecture 2: Program memory consists of four 8-bit-wide banks. Compressed instructions are fetched with a single 8-bit access from the first bank (during this phase, the three unused memory banks are disabled to reduce energy dissipation). Uncompressed instructions require one 8-bit access (for the mark) plus one 32-bit access for the instruction at the address immediately after the mark. As a consequence, in the worst case , fetching the program requires exactly twice as many bus cycles than in the reference architecture (i.e., ), while the total instruction fetch energy is again 1.25 of the original (five 8-bit memory accesses are required to fetch one uncompressed instruction). In the best case, we have the same and values as for the first architecture. Although there are four banks, only one of them is accessed, while the remaining three are disabled.
Architecture 2 improves the performance of uncompressed instructions with respect to Architecture 1, at the cost of a more complex (and energy-hungry) multibank memory organization. Additionally, some memory space is wasted. Compressed instructions and marks are stored in a single memory bank. Hence, the content of the other tree banks is never accessed when fetching a compressed instruction or a mark. Architecture 3: Program memory is organized as a single 32-bit bank. Compressed instructions that are located consecutively are packed into 32-bit words (i.e., four compressed instructions per word). However, any time an uncompressed instruction occurs, a mark is placed back-to-back with the last compressed instruction and the uncompressed instruction is stored in the following 32-bit memory location. This implies that uncompressed instructions are always word-aligned, and therefore there is a chance that some 8-bit memory locations are left unused.
Intuitively, this architecture makes a more efficient use of memory space than the previous one, because it reduces the number of unused bytes in memory. On the other hand, the possibility of unaligned accesses requires proper handling of branch target addresses.
Consider, for example, the situation where a branch target address belongs to the set of most frequently executed instructions (this is quite common in applications with long iteration loops). Compressing this instruction would compromise the correct execution of the code, unless we find a way to identify the branch target addresses in the compressed code. Notice that this issue does not arise in Architectures 1 and 2, where accesses to memory cells are always word-aligned. Conversely, in Architecture 3, since addresses are always referred to a 32-bit word, the reference to a branch address that has been compressed should be modified accordingly. More precisely, the original branch address should be replaced with the address of the word that contains the compressed branch address. In order for this scheme to work, however, the decompressor should be able to restore the original code, that is, to identify which byte of the current word represents the branch address. The following example shows the need of identifying branch destination addresses.
Example 1: Consider the code fragment of Fig. 4 , where , , and are generic instructions, BT is a branch target instruction, and is a jump instruction to the address of BT. Without loss of generality, addresses start from zero.
On the left, the original 32-bit code is shown. On the right, the compressed code is shown, under the assumption that all five instructions are compressed. The compressed code would now require two words, numbered again starting from zero. For a correct execution of the code, the target address of jump must now be modified to address zero.
When decompressing the code, however, there is no indication of which byte of word zero represents the compressed branch target instruction.
We propose two solutions to overcome this problem, corresponding to two architectural schemes with different tradeoffs between optimality and decompressor complexity.
1) Instructions at branch target addresses are never compressed, even if they belong to the set of most frequently executed instructions. Therefore, they are preceded by a mark as any uncompressed instruction. This approach simplifies decompression at the price of reducing the number of compressed instructions. It is worth pointing out that even when the target of a branch is a frequently executed instruction that was selected for compression, only that particular occurrence of the instruction must be left uncompressed. Clearly, all the occurrences of the same instruction that are not on branch targets are stored in memory in compressed form. This stratagem helps in limiting the decrease in decompression ratio caused by uncompression of branch targets. We denote this architecture as Architecture 3.1. 2) Branch target addresses are explicitly signaled by a second mark byte and compressed as usual. This implies that we must be able to detect two mark bytes, hereafter called (which signals uncompressed instructions) and (which signals compressed branch target addresses).
This scheme strives to maintain a high compression ratio, at the price of a more complex decompressor. Also, only 254 distinct instructions can be compressed, because two 8-bit codes must be reserved for and . We denote this architecture as Architecture 3.2. If we neglect the presence of branches, the analysis of the limiting cases for Architectures 3.1 and 3.2 is straightforward. For , two 32-bit memory accesses are required to fetch each instruction (four bytes for the mark and four bytes for the instruction); therefore, and . For , four compressed instructions are always packed into a memory word, resulting in a fourfold reduction; therefore, and . In practice, the best case behavior is optimistic because programs contain several branches. Intuitively, achievable energy savings and memory traffic reductions are larger than 0.25 because branches impose additional fetching. A quantitative analysis of the overhead is impossible without specifying a target program. The performance and energy of architectures 3.1 and 3.2 are studied on several benchmark programs in Section V.
Other Schemes: Architecture 3.2 could be further modified to achieve a higher memory usage by removing the restriction for uncompressed instructions to be aligned to 32-bit boundaries. Although possible in principle, such a scheme becomes practically difficult to implement because of the large number of conditions to be handled. Another variant of this approach, called region compression, was proposed in [17] . In this solution, mark bytes are used to signal the transition between compressed and noncompressed regions.
In the remainder of this paper, we limit our analysis to the architectures discussed in this section. To better clarify how the compression is implemented, in Fig. 5 we show how a sample code is stored in the memory in the four cases.
Example 2: Fig. 5(a) depicts the code placement in the reference architecture. Here, all instructions are 32 bits long and are denoted with . Those marked with an " " are the instructions that will be compressed; a double " " denotes branch target instructions that might be compressed. The memory maps of the sample code fragment after compression are shown in Fig. 5(b) -(e). Here, compressed instructions (8 bits long) are denoted as , while the mark used to signal the presence of an uncompressed instruction is represented by symbol . Also, the individual bytes of the generic uncompressed instruction are denoted with , . In the pictures, the shaded areas indicate memory locations that do not contain useful information.
Notice the difference between Architectures 3.1 and 3.2, shown in Fig. 5(d) and (e), respectively. In the former case, instruction , which is a branch target, is not compressed, and is preceded by the mark , as any other uncompressed instruction. With Architecture 3.2, the mark is used to signal uncompressed instructions, while mark is used to signal the branch target, which is now compressed .
IV. DECOMPRESSION UNIT
In this section, we focus on the hardware architecture of the instruction decompression block that extracts full-length instructions from a compressed instruction stream. The basic requirements for decompressor implementation are as follows.
1) Decompression should be performed on-the-fly, in response to instruction fetches. 2) Decompression should be fast.
3) The decompressor must be able to interface with the processor with the same protocol used by the instruction memory, without the need of additional signals. 4) The complexity of the decompressor must be kept as low as possible, because the energy required for instruction decompression must be substantially lower than the energy saved by reducing memory traffic. We implemented the decompression block for a MIPS/DLX processor core [18] . This choice is motivated by two factors. First, many synthesizable hardware description language (HDL) models of MIPS/DLX cores are available in the public domain (we used that of [19] ), giving us the possibility of thoroughly testing the processor-decompressor interface with cycle-accurate HDL simulation. Second, the MIPS/DLX instruction set architecture is a pure 32-bit RISC. Several high-performance processor cores for embedded systems implement similar instruction set architectures (for instance, the ARM7TDMI).
Among the compression schemes presented in Section III, we analyze in detail the implementation of Architecture 3.1. Uncompressed instructions are flagged by the reserved mark byte. The presence of the mark in any word indicates that the next word in memory should be fetched, because it contains the uncompressed instruction.
The block diagram of the decompressor interface with processor and instruction memory is shown in Fig. 6(a) . The core communicates with the decompressor using the standard instruction memory interface based on a four-phase protocol. At the beginning of every instruction fetch cycle, the processor outputs the instruction address on and lowers the signal. When the decompressor is ready to return a decompressed instruction, it outputs the instruction on and lowers signal . Upon receiving the new instruction, the processor raises and the compressor raises . Fetch cycle sequencing is shown in Fig. 6(b) . The decompressor-memory interface is based on the same protocol used in the decompressor-processor interface. The handshake signals are and . The address bus is and the compressed instruction bus from memory is . One 32-bit word at a time is read from memory, which is equivalent to four compressed instructions.
The main functional blocks of the decompressor are shown in Fig. 6(c) . The IDT contains 255 32-bit words. The address of each word is the compressed code of the instruction stored in the word. Decompression is performed simply by reading the content of the IDT at the address specified by the byte of the compressed instruction. The compressed instruction buffer (CIB) is a 32-bit register that can be accessed byte-by-byte. Words coming from memory are stored in the CIB and are decompressed one byte at a time. Finally, the control logic block coordinates interface signals, IDT lookup, and CIB read/write and manages the direct transfer from memory to processor of uncompressed instructions.
A key function of the control block is address generation. If the processor reads addresses in sequence, the controller generates one new memory address every four processor fetch cycles. In the remaining three cycles, compressed instructions are extracted from the CIB. On the contrary, if either the processor is fetching the destination address of a branch/jump or the mark is found, a new read cycle to instruction memory is initiated.
The decompressor has been described in VHDL and synthesized with Synopsys DesignCompiler, using a 0.25-m 2.5-V CMOS library by STM. The IDT is an asynchronous SRAM created with the macro generator provided within the STM UNICAD design kit. A small amount of combinational logic has been added between the processor and decompressor to translate the MIPS/DLX interface signals into the standard protocol described above.
The decompressor is a single-clock edge-triggered design, while the processor uses a two-phase nonoverlapping clock.
The area and energy consumption of the decompressor, as well as the critical path delay, are dominated by the IDT (a 1-Kbyte SRAM). When the decompressor is processing compressed instructions, it performs one memory bus cycle every four fetch cycles. When it does not involve CIB refill, fetch time for compressed instructions reduces to IDT read time. This is the most common case. In the remaining cases, fetch latency is longer. Memory access time plus IDT read time is the time required for fetching a compressed instruction immediately after a CIB refill. The worst case fetch time is experienced when the first instruction after a CIB refill is not compressed; here, two instruction memory reads are needed to fetch an instruction.
V. EXPERIMENTAL RESULTS
We report results concerning the use of the proposed compression schemes and the corresponding architectures. The data include instruction fetch energy , memory traffic , and memory usage figures, and the software programs we considered for the experiments are those listed in Table I . In particular, the top ten applications are benchmarks distributed along with [20] ; they implement software functions that are widely exploited in embedded systems for digital signal processing. On the other hand, Dashboard is a car dashboard controller [21] and MP3-Dec is an MP3 decoder used in digital audio processing [22] .
Data collection has been done using the MIPS/DLX environment, and two different design scenarios have been explored. In the first, the program memory is built as an off-chip FLASH memory. In the second, it is built as an on-chip ROM.
A. Off-Chip Program Memory
Tables II-IV collect the results for the first design option. Energy values of Table II are expressed in joules and are referred to the complete architecture, that is, they include the energy contributions of program memory accesses, instruction decompressions, and address and data bus transfers.
The energy for reading data from the program memory refers to a 0.25-m 1-Mbit FLASH at 3 V by STM. For Architecture 1, the memory is accessed as a single bank of 8-bit locations, while for Architecture 2, four 8-bit banks are independently accessed. Finally, for Architectures 3.1 and 3.2, as well as for the reference architecture, accesses are to a single bank with 32-bit cells. The energy required for instruction decompression is given by the sum of the energy for accessing the IDT, implemented as a 0.25-m on-chip SRAM at 2.5 V by STM, with the energy consumed by the decompression logic. The latter has been synthesized with Synopsys DesignCompiler and mapped onto a 0.25-m 2.5-V CMOS standard cell library by STM; the energy per decompression it consumes is around 20% of the energy required for one IDT access. Finally, the bus energy is calculated assuming a capacitance of each line of 8 pF.
Instruction fetch energy is substantially improved for all the compression schemes; in fact, the average savings go from 21% for Architecture 3.1 to 43% for Architecture 1. However, by looking at the three cost metrics all together (i.e., , , and ), we observe a clear advantage of Architecture 3.2 over all the other solutions. In fact, sizable energy savings are paired with a reduction of the memory traffic and a nondramatic expansion of the machine code.
The results of Table II show two examples, namely, and , where the energy tends to increase for some of the proposed architectures. Such examples are those for which the ratio between the 256 most frequently executed instructions and the total number of executed instructions is low (see Table I ). This implies a low compression ratio, which negatively impacts the effectiveness of the compression scheme.
Finally, it is interesting to point out that, among the three components of the instruction fetch energy-that is, program memory accesses, instruction decompressions, and bus transfers-the latter usually dominates. This effect, observed for a 0.25-m technology, is expected to become even more relevant in more aggressive technologies, where the interconnect plays an increasingly fundamental role.
Regarding memory traffic (data in Table III indicate the number of bus cycles required to execute the program), Architectures 3.1 and 3.2 are those with a more appealing behavior, because on average they provide reductions in the values of . No program execution penalty is then very likely to occur, although (as mentioned in Section III-B) there is no direct relation between and program execution time.
Concerning memory usage (data in Table IV are expressed in bytes), we observe that only Architecture 1 can provide some advantages over the reference architecture. This is due to the fact that the memory is byte-addressable, implying that all available 8-bit locations are filled. The drawback of this option, however, is that a much larger address space must be supported. For all the remaining compression schemes, program size increases from 49% to 72%; nevertheless, the compressed code always fits the available memory space (i.e., 1 Mbit).
Solutions to the problem of memory usage increase have been proposed in [23] and [24] . The idea they rely upon is that of applying the compression algorithm only to instructions belonging to the most frequent basic blocks. This limits the total number of marks, and thus enables simultaneous dynamic code size compression (which is directly related to energy reduction) and static code size reduction.
The bar chart of Fig. 7 visualizes the pros and cons of the four decompression schemes. From the diagram, we can conclude that Architecture 1 offers maximum energy savings and memory reduction, at the cost of a substantial increase in memory traffic. Hence, it is suitable for systems with loose performance requirements, but where memory and energy budget are severely constrained. Among the other options, Architecture 3.1 strikes a good balance between decompressor complexity and energy savings, with improved memory traffic but increased memory usage. Finally, Architecture 3.2 is incrementally better than Architecture 3.1, but it requires a more complex decompressor.
B. On-Chip Program Memory
By looking at the design template used in Section V-A, one may argue that the size of the program memory we have used is larger than what is strictly required (many applications can be stored in a few kilobits). The choice of keeping the size of the FLASH memory fixed to 1 Mbit, instead of customizing it to the size of the code, is dictated by two factors. First, 1 Mbit is the smallest cut currently available in the STM portfolio of 0.25-m FLASH memories. Second, in order to allow modifications (e.g., bug fixings or version upgrades) of the application run by a system, it is not advisable to constrain the size of the program memory exactly to that of the executable. Nevertheless, in order to thoroughly assess the applicability of our energy optimization technique, we have considered a second design scenario, where the program memory is assumed to be built as an on-chip ROM, whose size is the power of two that first fits the code being stored. Clearly, in this case, the flexibility of changing the embedded code after it is stored provided by the FLASH is traded for a more efficient implementation of the system. In addition, it must be pointed out that introducing instruction compression may require the redesign of the program memory, since the expansion of the code may be such that not enough room is available in the reference memory architecture.
The energy results, expressed in joules, we have collected are shown in Table V and, in synthetic form, in the histogram of Fig. 8 . They refer to on-chip ROMs built in 0.25-m technology at 2.5 V by STM. The line capacitance we used for determining the bus energy is 0.6 pF. As we expected, the impact of instruction compression on the achieved energy savings is smaller than for the case of the off-chip FLASH. This is due to the fact that on-chip buses (as those connecting the ROM to the processor) have much lower capacitances than off-chip buses (as those for the ROM) and I/O pads. Therefore, the impact of a reduction in memory traffic has a smaller effect on the total energy than for systems with an off-chip program memory. Nevertheless, reductions go from 11% to 33%, indicating that selective instruction compression is viable also in the context of system-on-chip design. Obviously, data concerning and are unchanged with respect to the first design scenario.
VI. CONCLUSION
We have presented a method for improving the energy efficiency of instruction fetching for embedded processors. Our approach is based on the selection of a "dense subset" of the instructions of a program, derived by evaluating their relative occurrence. The instructions in this subset are encoded with 8-bit patterns and stored in memory instead of the original (32-bit) instructions; in this way, memory bandwidth is reduced, and so is the energy required to fetch the program from memory. The proposed scheme does not require any modification of the processor architecture, since it always executes full-size instructions. This result is achieved by interposing an hardware decompressor between the processor and the program memory.
We have introduced four architectures for instruction decompression with different complexity and performance. To demonstrate the feasibility of our solution, we have also implemented and simulated one of such architectures. For the experiments, a simplified version of the MIPS/DLX processor has been used; results, obtained on a set of test programs, indicate that sizable energy savings can be obtained. 
